Abstract-Two novel ESD power clamp design techniques for SOI FinFET CMOS technology are reported. First, a layout improvement technique is discussed for stacked gated diodes, which reduces the required area for a given ESD robustness and at the same time reduces the on-resistance of the clamp. Secondly, circuit design techniques are used to convert a standard RCtriggered active ESD clamp into a bi-directional design, thereby alleviating the need for a separate reverse protection diode. The concepts can be applied for planar SOI as well.
This paper discusses two novel approaches for ESD power clamp design using fully depleted SOI FinFET CMOS technology, which result in reduced area consumption with equal or enhanced ESD robustness.
The ESD performance of SOI FinFET protection devices has been extensively studied in [3] regarding geometrical and process parameters. A design methodology for area minimization of ESD protection devices in FinFET technology was previously reported in [4] based on optimization of the standard device geometrical parameters. This work focuses and presents additional area optimization techniques and silicon validation of the same.
The features of the SOI FinFET technology used for the work are described in Section II. A novel layout technique for optimization of a stacked-diode power clamp is proposed in section III. Section IV discusses a circuit technique to create a bi-directional power clamp, thereby avoiding the need for a separate reverse protection diode.
II. SOI FINFET TECHNOLOGY
Sub 32-nm FinFET devices are processed at imec on SOIwafers with 65 nm fin height H fin and 145 nm Buried Oxide (BOX) thickness T BOX . A 2 nm HfSiON high-k gate dielectric and TiN metal gate are used on top of an interfacial 1 nm SiO 2 layer [5] . The fin width W fin , number of fins N and the gate length L g are layout parameters and can be set to 20 nm, 400, and 45 nm minimum, respectively. Fin-to-fin spacing S is fixed to 170 nm. Figure 1 shows a horizontal layout (top) and vertical cross-section (bottom) of the FinFET device, indicating the different geometrical parameters.
III. STACKED-DIODES AS POWER CLAMP
Often, stacked-diodes are used as ESD power clamp in advanced CMOS technologies due to the reduced power supply voltage. The number of series diodes depends on a trade-off between leakage current and clamping voltage.
In conventional bulk CMOS technologies, placing diodes in series requires the use of separate nwells for each diode. Therefore, the distance between two diodes is determined by minimum nwell to nwell spacing. However, in SOI technology, a single nwell can be drawn as the Shallow Trench Isolation (STI) cuts down till the BOX, thereby isolating each diode. This reduces the amount of required space. In FinFET SOI technology, gated diodes are commonly used and the same layout technique can be used and no nwell is even present due to the usage of undoped body, see Figure 2 (top). The anode is connected through the metal1 layer (M1) and several contacts (CT) down to the P + active of the first diode. The cathode of the first diode is connected by CT-M1-CT to the anode of the second and so on. Another technique which further reduces the required area is by merging the cathode active region with the anode active region of the next diode, see Figure 2 (middle). The STI isolation is omitted. A good connection is formed through the silicidation process and the backend CT-M1-CT and with this approach, for this technology, 25 % reduction in area is achieved. Since the silicidation shorts the anode and cathode regions, further layout reduction is possible by omitting the intermediate CTs and M1 as in Figure 2 (bottom). Since the anode and cathode regions do not need to accommodate any contacts, they can be made significantly smaller. However, omitting the intermediate CTs and M1 might have a drastic influence on the failure current It 2 as they are responsible for part of the cooling of the device during ESD stress. More investigation is required to determine the optimal layout strategy based on the layout technique as seen in Figure 2 (bottom) and is not addressed in this paper.
The ESD performance of the first two layout techniques in Figure 2 (top and middle) is compared in Figure 3 . Transmission Line Pulse (TLP) measurements with 100 ns pulse width and 2 ns rise time were performed on three diodes in series. Each diode has 80 nm L g and consists of 400 fins of 20 nm W fin . Selective Epitaxial Growth (SEG) [6] was used to reduce the overall diode resistance. The impact of SEG has already been discussed in [3] . When omitting the STI isolation according to Figure 2 (middle), on-resistance R on decreases by 16% for almost the same failure current It 2 . This reduced resistance is due to the reduced interconnect resistance, caused by the parallel connection of the silicide and the CT-M1-CT chain. Thus, R on decreases by 16% with 25 % area reduction for same It 2 . 
IV. BIDIRECTIONAL POWER CLAMP
A typical RC-triggered power clamp [7] is shown in Figure  4 . The addition of inverters and feedback relaxes the constraint on the RC-network. During positive ESD stress between V DD and V SS , the RC-circuit detects the transient ESD signal and turns on the gate of the BigNFET transistor via an inverter chain and a feedback loop adjusting the turn off time. Hence, the BigNFET discharges the ESD current while operating in active MOS mode. For negative stress between V DD and V SS , the current is flowing through the diode D 1 placed parallel to the BigNFET. The addition of the dedicated diode for the negative stress polarity requires additional silicon area. However, since a non-tied-body SOI transistor has no body contact, it is a fully symmetric device (meaning that source and drain can be interchanged). We can exploit this symmetry by making the BigNFET operate in active mode during both positive and negative stress polarities, thereby avoiding the need for an additional diode, D1 in Figure 4 . 1 kV HBM spice simulations on SOI FinFET devices have been performed on the circuit shown in Figure 4 for both polarities. In Figure 5 , the active clamp is operating as expected, clamping the voltage to 1.4 V. However, during negative stress events, simulated in absence of diode D 1 , the inverters are not inverting anymore, but are acting as buffers, meaning that their output follows their input. As V DD goes negative, this negative voltage is coupled onto node 'a', and all other nodes ('b'-'e') follow. As a result, the gate voltage V GS of the BigNFET is zero, and hence the BigNFET remains off. Simulations show in Figure 6 that since node 'e' does not follow node 'a' exactly, at some moment the BigNFET will switch on, but at too high voltage (-5.5 V).
Node 'e' should not be allowed to go negative, to be able to open the BigNFET. Therefore, an additional PMOS is added (M 1 ), Figure 7 , to pull node 'e' to V SS during negative ESD stress. Since node 'e' is now controlled to be low during negative ESD stress, the BigNFET turns on at a much lower voltage. The minimum voltage of node V DD is -2.1 V according to the simulations in Figure 8 . As can be seen from Figure 7 , node 'e' is not well controlled. Since the PMOS M 1 is not in an inverter configuration, the output voltage at node e, depends on the load of the PMOS. The load consists of the output of the inverter between node 'd' and 'e'. The voltage at node 'd' is also seen in Figure 8 , and in this configuration, the PMOS of that inverter is in a conducting mode, limiting the pull-down of node 'e'. This solution can further be improved by controlling node 'd' as well during negative ESD stress, trying to keep the output impedance of the inverter between node 'd' and 'e' as high as possible. Ideally, node 'd' should be pulled to V SS . To achieve this, additionally the NMOS transistor M 2 is placed as shown in Figure 9 . During negative ESD stress, M 2 pulls node 'd' as low as possible. This voltage is limited by the threshold voltage V T of M 2 and therefore, node 'd' is not fully zero. As a result, the output impedance of the inverter between node 'd' and 'e' is not infinite, and hence node 'e' cannot be pulled fully to zero as well. However, the minimum voltage at the V DD is now limited to -1.6 V as seen in Figure 10 . This (absolute) value is slightly higher than the maximum voltage during positive stress (1.4 V) due to the reasons explained above. TLP measurements were performed on a bidirectional power clamp where a PMOS was used as BigFET transistor. The operation principle of such PMOS implementation is analog to the NMOS version. The TLP results are shown in Figure 11 (jump in leakage current on top X-axis indicates failure), and almost no difference is seen in the IV-curves proving the concept of the fully bidirectional power clamp. During negative stress events, It 2 is roughly 10 % higher than during positive stress which can be attributed to an additional current path through transistor M 1 in combination with the last driver stage.
V. CONCLUSIONS
In this paper, two novel techniques have been demonstrated to reduce the area of ESD power clamps in SOI FinFET CMOS technology. Even though a SOI FinFET technology was used, the concepts are valid for general SOI ESD protection design.
First, a layout technique was demonstrated to reduce the area consumption of a stacked diode by merging the active areas while maintaining its ESD robustness, thereby reducing the on-resistance as well. A possible layout technique for further area reduction was proposed.
Secondly, a circuit technique was employed to convert an RC-triggered power clamp into a bi-directional protection element. As such, no additional area was needed for the reverse protection diode.
